Q69
MCQ2 marks, −0.5A 4-stage pipeline has the stage delays as , , and , respectively. Registers that are used between the stages have a delay of each. Assuming constant clocking rate, the total time taken to process data items on this pipeline will be:
Sign in to save attempts.
Loading…