GATEverse
← GATE CSE 2004

Q18

MCQ1 mark, −0.25

In an SRSR latch made by cross-coupling two NAND gates, if both SS and RR inputs are set to 00, then it will result in

Sign in to save attempts.

Loading…