GATEverse
← GATE CSE 2026 Set 1

Q6

MCQ1 mark, −0.33

Which one of the following dependencies among the register operands of different instructions can cause a data hazard in a pipelined processor?

Sign in to save attempts.

Loading…